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Abstract A technique is proposed for the design of a modified CMOS regulated cascode 
having an output impedance significantly greater than that of a conventional regulated 
cascode. Simulation results for an illustrative design, operating at 10µA from a 1V supply, 
show an increase in output resistance from 636MΩ and output bandwidth of 55kHz for a 
conventional circuit to 6.68GΩ and 389kHz, respectively, for the proposed design.  
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1. Introduction 
According to one source [1] the MOSFET ‘Regulated Cascode circuit (REC)’ was first 
proposed in 1979 [2], though the configuration might well have been used earlier by bipolar 
circuit designers as a development of the well-known Wilson current mirror. 
Over the years the RGC has been extensively used when a high output resistance is 
required, e.g., in the design of accurate current mirrors [3-5], current source [6-7] and neural 
stimulators [8]. However, the essential structure of the configuration has remained 
unchanged.  
Here a ‘modified RGC (MRGC)’ is proposed and shown, theoretically and by simulation to 
be capable of producing an output-impedance significantly higher than that of the 
established design. In an illustrative example, a low power circuit intended for a biomedical 
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sensing application, the output impedance is shown to be increased by a factor of ten and 
the -3dB bandwidth of the output impedance by a factor of 7. 
 
2. Circuit Description. 
The circuit configuration of a basic conventional RGC, with which the modified circuit is 
being compared, is shown in Fig.1a.  
 
 
               (a)                                  (b)                    
Fig.1 Conventional and proposed modified regulated cascode. (a) Conventional regulated 
cascode (RGC). (b) Proposed Modified Regulated Cascode (MRGC). 
 
The MRGC in Fig.1b, differs from the RGC in that a source follower, comprising M3 and its 
current source load IB, links the drain of the common-source amplifying transistor M2 to the 
gate of the output cascode transistor Mo. It will be seen from what follows that the current fed 
back from the drain of M3 to the source of Mo can have a beneficial effect on the output 
impedance at the drain of Mo 
In the analysis outlined below: ron, gon, and gmn are respectively, the drain-source 
resistance, drain-source conductance and trans-conductance of transistor Mn (n=0,1.2,3); io, 
iu, vs, vt, vu, indicated in Fig.1b are the small-signal low-frequency changes in drain currents 
and nodal voltages that accompany an output voltage change, vo .  
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Consider, first, the effect of M3 on the output resistance, that is, the output impedance at 
those low frequencies where capacitive currents can be ignored in the analysis. 
 By inspection of Fig.1b, 
 
vs=(io+iu)ro1                                           (1) 
vt =-gm2rxvs                                                                                                                              (2) 
vu =Gvt=-Ggm2rxvs                                                                                                                                                 (3) 
 iu=-vu/ry                                                                                                                        (4) 
 
  
                (a)                                              (b) 
 
Fig. 2 Conventional and proposed modified regulated cascode used in simulation tests. 
VDD=1V, VJ, VK and VL are DC bias voltages obtained from current mirror biasing circuits; 
IA=10µA, IB=5µA, IC=15µA, IO=10µA. (a) Version of Fig.1a used in simulation tests on output 
impedance. (b) Version of Fig.1b used in simulation tests on output impedance.  
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In the equations: rx=r02 in parallel with the output resistance of current source IA; ry=output 
resistance of current source IB; and , G is the voltage gain of the source follower. From (1) to 
(4), it is easily shown that 
  
vs=ioro1/[1- Ggm2rxro1/ry]                                                                                                           (5) 
But for Mo, 
io=gmo(vu-vs)+goo(vo-vs)                                                                                                            (6) 
Substituting for vu from (3) and vs from (5) it follows from (6) that the output resistance, Rob 
for Fig.1b is,  
Rob=(vo/io)≅gooroogm2rxro1/[(1/G)-(gm2rxro1/ry)]                                                                           (7) 
The derivation of (7) from (6) makes use of the sensible engineering approximation 
Ggmogm2rx>>(gmo+goo). The output resistance, Roa, for Fig.1a can be obtained from (7) by 
substituting G=1, ry=∞. Thus, 
Roa ≅ gooroogm2rxro1                                                                                                                                                 (8)                   
This is an approximation given in the literature [9]. Thus, Rob is greater than Roa by a factor 
λ, where, 
λ=(Rob/Roa)=1/[(1/G)-(gm2rxro1/ry)]                                                                                            (9) 
 Straightforward circuit analysis yields, 
G=(vu/vt)=[gm3-(go3/gm2rx)]/[gm3+go3+goy]                                                                                (10) 
As G can be close to unity a safe design guide ensuring Rob, and hence λ, is positive is, 
ry≥gm2rxro1                                                                                                                                                                                                     (11) 
The maximum value of λ is achieved for a choice of ry satisfying the equality condition in 
(11) providing adverse parameter variations are taken into account.  
Consider, next the effect of M3 on the output impedance bandwidth. An appeal to the 
method of ‘Zero value time-constant analysis’ [10] using order-of-magnitude parameter 
values indicates that the bandwidth, foa, for Fig.1a is governed principally by the dominant 
time-constant Roa(Cgdo+Cdbo), Cgdo and Cdbo being, respectively, the drain and gate-drain-
substrate capacitance of Mo. The bandwidth, fob, of Fig.1b can exceed foa because, although 
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Rob>Roa , in this case current in Cgdo is returned to the source of Mo, so viewed from the drain 
of Mo, Cgdo appears smaller. 
 
Fig. 3 Current curves IO, IB, IC  as a function of VO for the circuit of Fig.2b. 
 
 
Fig. 4 Frequency response of the |Output impedance| in dB and Ohms for the RGC (dotted 
curve) and the proposed MRGC (solid curve).The dB reference level is 1Ω. 
 
6 
 
3. Results Figs. 2a, 2b show the versions of Figs.1a, 1b used in simulation tests, Fig.2a 
being configured to operate with the same DC operating conditions for MO and M1. All 
mosfets have the same channel length, L, of 0.35µm, except for M4 which has L=1µm. The 
gate width, W, for each correspondingly subscripted MOSFET is as follows: 
W1=15µm,W2=W3=W6=10µm, W4=7.5µm,W5=6µm. Curves A, B and C of Fig.3 display, 
respectively, the output current IO and the bias currents IB and IC of Fig.2b for the output 
voltage range 0 to 1V. As VO increases from 0V, IO is initially greater than the design target 
because M4 and M5 are off, and hence IB=0, until VO approaches 0.3V. For VO ≥ 0.3V, IO 
appears to be constant. This is because its slope which defines the output resistance is not 
evident on the vertical scale used to show the circuit currents.  
 
Table 1 Performance comparison of the relevant parameters of the MRGC with RGC. 
Configuration Minimum output 
voltage 
Output 
impedance  
Bandwidth 
Regulated 
cascode (Fig.2a) 
0.3V 636MΩ 55.6kHz 
Proposed circuit 
(Fig.2b) 
0.3V 6.68GΩ 389.33kHz 
 
Cadence PSpice test results, for Figs.2a, 2b in Fig.4 show that the proposed MRGC exhibits 
a ten-fold increase in output resistance and a seven-fold increase in bandwidth when 
compared with the conventional RGC. A test for the stability of the negative feedback loop 
encompassing the source of MO and the gates of M3 and MO showed stability with a phase 
margin of 47º. Finally, table 1 compares the performance of the relevant parameters of the 
MRGC in Fig.2b with the RGC in Fig.2a. 
 
Conclusion A modified CMOS regulated cascode design (MRGC) has been proposed and 
shown, both theoretically and by simulation tests, to be capable of offering a significant 
improvement in output impedance compared with that of a conventional regulated 
cascode(RGC). This improvement occurs because the incorporation of a source follower in 
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the feedback loop between the amplifier and the output transistor gives rise to additional, 
calculable, negative feedback. 
 
References 
1. Carusone T.C., Johns D. A., and Martin K.W., ‘Analog Integrated Circuit Design’. 
Chapter 6, p265 ( J. Wiley and Sons, 2013,second edition). 
2. Hosticka B., ‘Improvement of the gain of MOS amplifiers’, IEEE Journal of Solid State 
Circuits, Dec.1979, SC14, 14, (4) pp.1111-1114. 
3. Zeki A. and Kuntman H., ‘An accurate and high output impedance current mirror 
suitable for CMOS current output stages’, Electronics Letters, 1997, 33, pp1042-
1043. 
4. E. Sackinger and W. Guggenbuhl, ‘A high-swing, high-impedance MOS cascode 
circuit’, IEEE Journal of Solid-State Circuits, Feb. 1990,vol. 25, pp. 289-298. 
5. J. Sarao, Z.J. Wang, Y.L.Wu, and H.L Kwok, ‘An improved regulated cascade current 
mirror’, Solid-state Electronics, 2002, Vol.46, pp.307-312. 
6. H. C. Yang and D. J. Allstot , ‘An active-feedback cascode current source’, IEEE 
Transactions on Circuits and Systems,, May 1990, vol. 37, pp. 644-646. 
7. Yun Chiu, ‘ On the operation of CMOS active-cascode gain stage’ Journal of 
computer and communications, 2013, vol.1, pp.18-24. 
8. Savigan G., Ngamkham W., Van Donger M., and Serdijn W.A., ‘A least-voltage drop 
high output resistance current source for neural stimulation’, IEEE Biomedical 
Circuits and Systems Conference, 2010, pp.110-113. 
9. Allen P E., Holberg D. R., ‘CMOS Analog Circuit Design’, Chapter 4, p.143 (Oxford 
University Press, 2002, Second edition).  
10. Gray P.R., Hurst P.J., Lewis S.H., Meyer R. G., ‘Analysis and Design of Analog 
Integrated Circuits’, Chapter 7,  pp 519-524 (J. Wiley and Sons, 2010). 
 
